

(10) **Patent No.:** US 9,093,553 B2
(45) **Date of Patent:** Jul. 28, 2015

- (58) **Field of Classification Search**
CPC H01L 2924/0002; H01L 21/823807;
H01L 21/823814; H01L 2924/00; H01L
29/7848; H01L 21/8238
USPC 438/199, 299, 119, 229-232;
257/E21.334
See application file for complete search history.

- (56)
- References Cited**

- U.S. PATENT DOCUMENTS

- | | | | | |
|--------------|------|---------|--------------------|---------|
| 2002/0192868 | A1 | 12/2002 | Kim | |
| 2003/0148576 | A1 | 8/2003 | Huang et al. | |
| 2004/0023478 | A1 | 2/2004 | Samavedam et al. | |
| 2008/0191285 | A1 * | 8/2008 | Ko et al. | 257/369 |
| 2008/0283926 | A1 * | 11/2008 | Sridhar | 257/369 |
| 2008/0315317 | A1 | 12/2008 | Lai et al. | |
| 2009/0236633 | A1 * | 9/2009 | Chuang et al. | 257/190 |

- FOREIGN PATENT DOCUMENTS

- JP 2006049781 A 2/2006

- * cited by examiner

- Primary Examiner* — Duy T Nguyen

(74) *Attorney, Agent, or Firm* — Westerman, Hattori,
Daniels & Adrian, LLP

- (57) **ABSTRACT**

- A method of manufacturing a semiconductor device which includes forming first and second gate patterns, forming first and second sidewall spacers on sidewalls of the first and second gate patterns respectively, implanting a first impurity into the semiconductor substrate, forming a third sidewall spacer on the first sidewall spacer and a fourth sidewall spacer on the second sidewall spacer in such a manner that the third sidewall spacer is in contact with the fourth sidewall spacer between the first and second gate patterns, implanting a second impurity into the semiconductor substrate, and removing the third and the fourth sidewall spacers.

- 4 Claims, 17 Drawing Sheets**

-
- This diagram shows a cross-sectional view of a semiconductor device. A substrate 2 is shown at the bottom, with a series of vertical lines 35, 27, 26, 27, 26, 35, 27, 26, 27, 26, 35 extending upwards. A layer 46 is formed on the substrate, with a series of vertical lines 35, 27, 26, 27, 26, 35, 27, 26, 27, 26, 35 extending upwards. A patterned layer 20 is formed on the layer 46, with a series of vertical lines 35, 27, 26, 27, 26, 35, 27, 26, 27, 26, 35 extending upwards. The patterned layer 20 is divided into two main regions, 20A and 20B, which are further divided into sub-regions 20A1, 20A2, 20A3, 20A4, 20A5, 20A6, 20A7, 20A8, 20A9, 20A10, 20A11, 20A12, 20A13, 20A14, 20A15, 20A16, 20A17, 20A18, 20A19, 20A20, 20A21, 20A22, 20A23, 20A24, 20A25, 20A26, 20A27, 20A28, 20A29, 20A30, 20A31, 20A32, 20A33, 20A34, 20A35, 20A36, 20A37, 20A38, 20A39, 20A40, 20A41, 20A42, 20A43, 20A44, 20A45, 20A46, 20A47, 20A48, 20A49, 20A50, 20A51, 20A52, 20A53, 20A54, 20A55, 20A56, 20A57, 20A58, 20A59, 20A60, 20A61, 20A62, 20A63, 20A64, 20A65, 20A66, 20A67, 20A68, 20A69, 20A70, 20A71, 20A72, 20A73, 20A74, 20A75, 20A76, 20A77, 20A78, 20A79, 20A80, 20A81, 20A82, 20A83, 20A84, 20A85, 20A86, 20A87, 20A88, 20A89, 20A90, 20A91, 20A92, 20A93, 20A94, 20A95, 20A96, 20A97, 20A98, 20A99, 20A100. The patterned layer 20 is further divided into sub-regions 20B1, 20B2, 20B3, 20B4, 20B5, 20B6, 20B7, 20B8, 20B9, 20B10, 20B11, 20B12, 20B13, 20B14, 20B15, 20B16, 20B17, 20B18, 20B19, 20B20, 20B21, 20B22, 20B23, 20B24, 20B25, 20B26, 20B27, 20B28, 20B29, 20B30, 20B31, 20B32, 20B33, 20B34, 20B35, 20B36, 20B37, 20B38, 20B39, 20B40, 20B41, 20B42, 20B43, 20B44, 20B45, 20B46, 20B47, 20B48, 20B49, 20B50, 20B51, 20B52, 20B53, 20B54, 20B55, 20B56, 20B57, 20B58, 20B59, 20B60, 20B61, 20B62, 20B63, 20B64, 20B65, 20B66, 20B67, 20B68, 20B69, 20B70, 20B71, 20B72, 20B73, 20B74, 20B75, 20B76, 20B77, 20B78, 20B79, 20B80, 20B81, 20B82, 20B83, 20B84, 20B85, 20B86, 20B87, 20B88, 20B89, 20B90, 20B91, 20B92, 20B93, 20B94, 20B95, 20B96, 20B97, 20B98, 20B99, 20B100. The patterned layer 20 is further divided into sub-regions 20C1, 20C2, 20C3, 20C4, 20C5, 20C6, 20C7, 20C8, 20C9, 20C10, 20C11, 20C12, 20C13, 20C14, 20C15, 20C16, 20C17, 20C18, 20C19, 20C20, 20C21, 20C22, 20C23, 20C24, 20C25, 20C26, 20C27, 20C28, 20C29, 20C30, 20C31, 20C32, 20C33, 20C34, 20C35, 20C36, 20C37, 20C38, 20C39, 20C40, 20C41, 20C42, 20C43, 20C44, 20C45, 20C46, 20C47, 20C48, 20C49, 20C50, 20C51, 20C52, 20C53, 20C54, 20C55, 20C56, 20C57, 20C58, 20C59, 20C60, 20C61, 20C62, 20C63, 20C64, 20C65, 20C66, 20C67, 20C68, 20C69, 20C70, 20C71, 20C72, 20C73, 20C74, 20C75, 20C76, 20C77, 20C78, 20C79, 20C80, 20C81, 20C82, 20C83, 20C84, 20C85, 20C86, 20C87, 20C88, 20C89, 20C90, 20C91, 20C92, 20C93, 20C94, 20C95, 20C96, 20C97, 20C98, 20C99, 20C100. The patterned layer 20 is further divided into sub-regions 20D1, 20D2, 20D3, 20D4, 20D5, 20D6, 20D7, 20D8, 20D9, 20D10, 20D11, 20D12, 20D13, 20D14, 20D15, 20D16, 20D17, 20D18, 20D19, 20D20, 20D21, 20D22, 20D23, 20D24, 20D25, 20D26, 20D27, 20D28, 20D29, 20D30, 20D31, 20D32, 20D33, 20D34, 20D35, 20D36, 20D37, 20D38, 20D39, 20D40, 20D41, 20D42, 20D43, 20D44, 20D45, 20D46, 20D47, 20D48, 20D49, 20D50, 20D51, 20D52, 20D53, 20D54, 20D55, 20D56, 20D57, 20D58, 20D59, 20D60, 20D61, 20D62, 20D63, 20D64, 20D65, 20D66, 20D67, 20D68, 20D69, 20D70, 20D71, 20D72, 20D73, 20D74, 20D75, 20D76, 20D77, 20D78, 20D79, 20D80, 20D81, 20D82, 20D83, 20D84, 20D85, 20D86, 20D87, 20D88, 20D89, 20D90, 20D91, 20D92, 20D93, 20D94, 20D95, 20D96, 20D97, 20D98, 20D99, 20D100. The patterned layer 20 is further divided into sub-regions 20E1, 20E2, 20E3, 20E4, 20E5, 20E6, 20E7, 20E8, 20E9, 20E10, 20E11, 20E12, 20E13, 20E14, 20E15, 20E16, 20E17, 20E18, 20E19, 20E20, 20E21, 20E22, 20E23, 20E24, 20E25, 20E26, 20E27, 20E28, 20E29, 20E30, 20E31, 20E32, 20E33, 20E34, 20E35, 20E36, 20E37, 20E38, 20E39, 20E40, 20E41, 20E42, 20E43, 20E44, 20E45, 20E46, 20E47, 20E48, 20E49, 20E50, 20E51, 20E52, 20E53, 20E54, 20E55, 20E56, 20E57, 20E58, 20E59, 20E60, 20E61, 20E62, 20E63, 20E64, 20E65, 20E66, 20E67, 20E68, 20E69, 20E70, 20E71, 20E72, 20E73, 20E74, 20E75, 20E76, 20E77, 20E78, 20E79, 20E80, 20E81, 20E82, 20E83, 20E84, 20E85, 20E86, 20E87, 20E88, 20E89, 20E90, 20E91, 20E92, 20E93, 20E94, 20E95, 20E96, 20E97, 20E98, 20E99, 20E100. The patterned layer 20 is further divided into sub-regions 20F1, 20F2, 20F3, 20F4, 20F5, 20F6, 20F7, 20F8, 20F9, 20F10, 20F11, 20F12, 20F13, 20F14, 20F15, 20F16, 20F17, 20F18, 20F19, 20F20, 20F21, 20F22, 20F23, 20F24, 20F25, 20F26, 20F27, 20F28, 20F29, 20F30, 20F31, 20F32, 20F33, 20F34, 20F35, 20F36, 20F37, 20F38, 20F39, 20F40, 20F41, 20F42, 20F43, 20F44, 20F




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 1E




FIG. 1F




FIG. 1G




FIG. 1H




FIG. 1I




FIG. 1J




FIG. 1K




FIG. 1L




FIG. 1 M




FIG. 1N




FIG. 10




FIG. 1P




FIG. 1Q





FIG. 1R






FIG. 1V




FIG. 1W




FIG. 1X




FIG. 1Y




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 5E




FIG. 5F




FIG. 5G




FIG. 5H





FIG. 5I



METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE INCLUDING TRENCH EMBEDDED WITH SEMICONDUCTOR LAYER

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a divisional of U.S. application Ser. No. 12/544,810 (U.S. Pat. No. 8,741,711) filed Aug. 20, 2009, which is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2008-243309, filed on Sep. 22, 2008, the entire content of which is incorporated herein by reference.

FIELD

The present invention relates to a method of manufacturing a semiconductor device.

BACKGROUND

The development of the Complementary Metal-Oxide Semiconductor (CMOS) device technology has been supporting the electronics industry and engineers are adopting finer CMOS design rules at an unprecedented pace in order to further improve the performance. As for generations of CMOS devices, which are expressed in terms of technology node, volume production of the 45-nm node has been started, the 32-nm node technology has been developed, and development of the next generation or the 22-nm node has begun. The feature sizes of devices become smaller and smaller and the gate lengths of MOS transistors are now 35 nm or less.

As the feature size of devices becomes smaller, processes such as the photolithography and etching processes are becoming more difficult to perform. Source-drain impurity profiles are designed so that devices operate even when gate pitches are reduced. Sidewalls are used primarily to set an offset for regions such as source-drain regions to gate electrodes. It is known that a problem of variations in threshold voltage arises as the gate length of a MOS gate transistor decreases. The phenomenon is called the short-channel effect.

SUMMARY

According to an aspect of the invention, a method of manufacturing a semiconductor device includes forming a first and a second gate patterns, forming first and second sidewall spacers on sidewalls of the first and second gate patterns respectively, implanting a first impurity into the semiconductor substrate, forming a third sidewall spacer on the first sidewall spacer and a fourth sidewall spacer on the second sidewall spacer in such a manner that the third sidewall spacer is in contact with the fourth sidewall spacer between the first and second gate patterns, implanting a second impurity into the semiconductor substrate, and removing the third and the fourth sidewall spacers.

The object and advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the claims.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are not restrictive of the invention, as claimed.

BRIEF DESCRIPTION OF DRAWINGS

FIGS. 1A to 1Y are cross-sectional views illustrating a process for fabricating a semiconductor device according to an embodiment;

FIGS. 2A to 2D are cross-sectional views illustrating a process for fabricating a semiconductor device according to an embodiment in which NMOS regions are adjacent to each other;

FIGS. 3A to 3D are cross-sectional views illustrating a process for fabricating a semiconductor device according to an embodiment in which NMOS regions are adjacent to each other;

FIGS. 4A and 4B are graphs illustrating the relationship between the overetching rate (%) of insulating film etching and the resulting sidewall spacer width; and

FIGS. 5A to 5I are cross-sectional views illustrating a process for fabricating a semiconductor device according to an embodiment.

DESCRIPTION OF EMBODIMENTS

Referring to FIGS. 1A to 1Y, a semiconductor device fabrication method according to an embodiment will be described. In the semiconductor device fabrication method according to the present embodiment, an element isolation film 3 having a Shallow Trench Isolation (STI) structure is formed in a semiconductor substrate 2 as illustrated in FIG. 1A. For example, a resist pattern is formed over the semiconductor substrate 2 by photolithography and an element isolation trench is formed in the semiconductor substrate 2 by Reactive Ion Etching (RIE). The element isolation trench formed in the semiconductor substrate 2 is filled with silicon oxide film and a silicon oxide film is deposited over the semiconductor substrate 2 by a method such as Plasma Enhanced Chemical Vapor Deposition (PECVD).

The silicon oxide film over the semiconductor substrate 2 is planarized by Chemical Mechanical Polishing (CMP) to form an element isolation film 3 in the semiconductor substrate 2. The formation of the element isolation film 3 in the semiconductor substrate 2 defines a region where N-type MOS transistor is to be formed (hereinafter referred to as the NMOS region) and a region where a P-type MOS transistor is to be formed (hereinafter referred to as the PMOS region) in the semiconductor substrate 2.

Multiple NMOS and PMOS regions may be defined in the semiconductor substrate 2. In the present embodiment, an example will be described in which NMOS and PMOS regions adjacent to each other are defined in a semiconductor substrate 2. NMOS regions adjacent to each other may be defined in a semiconductor substrate 2. Also, PMOS regions adjacent to each other may be defined in a semiconductor substrate 2.

The embodiment will be described below in which NMOS transistors adjacent to each other are formed in a single active region of a semiconductor substrate 2.

A photoresist 4 is formed over a PMOS region of a semiconductor substrate 2 by photolithography as illustrated in FIG. 1B. The photoresist 4 is used as a mask to implant B (boron) ions with an acceleration energy of 100 keV and a dose in the range from $1 \times 10^{13} \text{ cm}^{-2}$ to $5 \times 10^{13} \text{ cm}^{-2}$ to form a P-well 5 in the NMOS region of the semiconductor substrate 2. Channel implantation is performed in the NMOS region of the semiconductor substrate 2 to form a channel region 5-1. B (boron), for example, is implanted into the NMOS region of the semiconductor substrate 2 by channel stop implantation with an acceleration energy in the range from 15 keV to 25

keV and a dose of $5 \times 10^{12} \text{ cm}^{-2}$ to form a channel stop region 5-2. In order to adjust the threshold value of the NMOS transistor, B (boron) ions, for example, are implanted into the NMOS region of the semiconductor substrate 2 with an acceleration energy of 10 keV and a dose in the range from $0.5 \times 10^{13} \text{ cm}^{-2}$ to $2 \times 10^{13} \text{ cm}^{-2}$.

Ashing or a wet process using an agent such as sulfuric acid hydrogen peroxide mixture (SPM) is performed to remove the photoresist 4 formed over the PMOS region of the semiconductor substrate 2. A photoresist 6 is formed over the NMOS region of the semiconductor substrate 2 by photolithography as illustrated in FIG. 1C. The photoresist 6 is used as a mask to implant P (phosphorus) ions into the PMOS region of the semiconductor substrate 2 with an acceleration energy in the range from 250 keV to 350 keV and a dose in the range from $1 \times 10^{13} \text{ cm}^{-2}$ to $5 \times 10^{13} \text{ cm}^{-2}$ to form an N-well 7 in the semiconductor substrate 2. As (arsenic), for example, is implanted into the PMOS region 2 of the semiconductor substrate 2 by channel stop implantation with an acceleration energy in the range from 100 keV to 150 keV to form a channel stop region 5-2 and a dose in the range from $1 \times 10^{12} \text{ cm}^{-2}$ to $5 \times 10^{12} \text{ cm}^{-2}$. In order to adjust the threshold value of the PMOS transistor, As (arsenic) ions, for example, are implanted into the PMOS region of the semiconductor substrate 2 with an acceleration energy in the range from 50 keV to 100 keV and a dose in the range from $0.5 \times 10^{13} \text{ cm}^{-2}$ to $2 \times 10^{13} \text{ cm}^{-2}$ to form a channel region 5-1.

Ashing or a wet process using an agent such as SPM is performed to remove the photoresist 6 formed over the NMOS region of the semiconductor substrate 2. In order to activate impurities such as B (boron), P (phosphorus), and As (arsenic) implanted in the semiconductor substrate 2, annealing is applied to the semiconductor substrate 2 at a heat treatment temperature of 1000°C . for a treatment time of 10 seconds, for example.

A gate insulating film 8 is formed over the semiconductor substrate 2 as shown in FIG. 1D. For example, dry oxidization is performed at approximately 900°C . to form a foundation oxide film with a thickness of approximately 1 nm over the semiconductor substrate 2. Then, plasma nitridation is performed in an atmosphere of NO to form an oxinitride film, which is a gate insulating film 8, on the semiconductor substrate 2. The plasma nitridation may be performed in an atmosphere of N_2O or NH_3 , instead of an atmosphere of NO. The gate oxide film 8 is not limited to an oxinitride film; the gate oxide film 8 may be a high-dielectric-constant (High-k) insulating film. The P-well 5 and the N-well 7 are not illustrated in FIG. 1D and the subsequent figures.

A gate polysilicon 9 is deposited over the gate oxide film 8 to a thickness of approximately 100 nm by a method such as Low Pressure Chemical Vapor Deposition (LPCVD) at 600°C ., for example, as illustrated in FIG. 1E. A photoresist 10 is formed over the gate polysilicon 9 in the PMOS region by photolithography as illustrated in FIG. 1F. The photoresist 10 is used as a mask to implant n-type impurity ions into the gate polysilicon 9 in the NMOS region. For example, As (arsenic) ions may be implanted into the gate polysilicon 9 in the NMOS region with an acceleration energy in the range from 20 keV to 30 keV and a dose in the range from $3 \times 10^{15} \text{ cm}^{-2}$ to $5 \times 10^{15} \text{ cm}^{-2}$.

The photoresist 10 is removed by ashing or a wet process using an agent such as SPM. A photoresist 11 is formed over the gate polysilicon 9 in the NMOS region by photolithography as illustrated in FIG. 1G. The photoresist 11 is used as a mask to implant p-type impurity ions into the gate polysilicon 9 in the PMOS region. For example, B (boron) ions may be implanted into the gate polysilicon 9 in the PMOS region with

an acceleration energy in the range from 3 keV to 5 keV and a dose of $3 \times 10^{15} \text{ cm}^{-2}$ to $5 \times 10^{15} \text{ cm}^{-2}$.

The photoresist 11 is removed by ashing or a wet process using an agent such as SPM. In order to accelerate diffusion of the n-type and p-type impurities implanted in the gate polysilicon 9 as required, spike annealing may be applied to the semiconductor substrate 2 at a heat treatment temperature of 1000°C . for a treatment time of approximately 5 seconds, for example.

As illustrated in FIG. 1H, a photoresist 12 is formed over the gate polysilicon 9 by photolithography. An anti-reflection coating may be formed over the gate polysilicon 9 as required. If an anti-reflection coating is formed over the gate polysilicon 9, the photoresist 12 is formed over the anti-reflection coating.

The photoresist 12 is used as a mask to anisotropically etch the gate polysilicon 9 by RIE to form gate patterns 20 and 21 as illustrated in FIG. 1I. The gate patterns 20 and 21 are formed adjacent to each other as illustrated in FIG. 1I. The photoresist 12 formed over the gate patterns 20 and 21 are removed by ashing or a wet process using an agent such as SPM.

As illustrated in FIG. 1J, an insulating film 22 is formed over the entire NMOS and PMOS regions of the semiconductor substrate 2. For example, a SiO_2 film is deposited by LPCVD, for example, from Tetra Ethyl Ortho Silicate (TEOS) over the semiconductor substrate 2 to a thickness of 10 nm, for example, at 600°C ., for example. For example, a SiN film may be deposited over the semiconductor substrate 2 from dichlorosilane (SiH_2Cl_2) to a thickness of 10 nm by LPCVD at 650°C ., for example.

Overall anisotropic etch back is applied to the insulating film 22 by RIE to form sidewall spacers 23 and 24 as illustrated in FIG. 1K. That is, the sidewall film 22 is left on the sidewalls of the gate pattern 20 to form a sidewall spacer 23 and the sidewall film 22 is left on the sidewalls of the gate pattern 21 to form a sidewall spacer 24. The sidewall film 22 and the sidewall spacers 23 and 24 are not essential to the present embodiment.

A photoresist 25 is formed over the PMOS region of the semiconductor substrate 2 by photolithography. As illustrated in FIG. 1L, the gate pattern 20, the sidewall spacer 23, and the photoresist 25 are used as a mask to apply pocket implantation and extension implantation to the NMOS region of the semiconductor substrate 2. Here, co-implantation of N (nitrogen) or Ge (germanium) may be used. In this way, the sidewall spacer 23 functions as an offset film for the pocket implantation and extension implantation in the NMOS region of the semiconductor substrate 2. If the step of forming the sidewall spacer 23 has been omitted, the gate pattern 20 and the photoresist 25 are used as a mask to apply the pocket implantation and extension implantation to the NMOS region of the semiconductor substrate 2.

The pocket implantation into the NMOS region of the semiconductor substrate 2 is accomplished by implanting a pocket impurity into the NMOS region of the semiconductor substrate 2. The pocket impurity to be implanted into the NMOS region of the semiconductor substrate 2 is a p-type impurity such as B (boron) or In (indium). For example, B (boron) ions may be implanted into the NMOS region of the semiconductor substrate 2 with an acceleration energy in the range from 3 keV to 6 keV at a tilt angle in the range from 20 degrees to 30 degrees, with a dose in the range from $0.4 \times 10^{13} \text{ cm}^{-2}$ to $1 \times 10^{13} \text{ cm}^{-2}$ in four directions.

The extension implantation into the NMOS region of the semiconductor substrate 2 is accomplished by implanting an extension impurity into the NMOS region of the semiconductor

tor substrate **2**. The extension impurity to be implanted into the NMOS region of the semiconductor substrate **2** is an n-type impurity such as P (phosphorus) or As (arsenic). For example, As (arsenic) ions may be implanted into the NMOS region of the semiconductor substrate **2** with an acceleration energy in the range from 1 keV to 3 keV and a dose in the range from $1.0 \times 10^{15} \text{ cm}^{-2}$ to $2 \times 10^{15} \text{ cm}^{-2}$, for example.

The pocket impurity implantation into the NMOS region of the semiconductor substrate **2** forms a pocket region **26** in the NMOS region of the semiconductor substrate **2** as illustrated in FIG. 1L. The extension impurity implantation into the NMOS region of the semiconductor substrate **2** forms an extension region **27** in the NMOS region of the semiconductor substrate **2** as illustrated in FIG. 1L. The pocket impurity is implanted deeper than the extension impurity implanted in the NMOS region of the semiconductor substrate **2**.

Ashing or a wet process using an agent such as SPM is performed to remove the photoresist **25** formed over the PMOS region of the semiconductor substrate **2**. Pocket implantation and extension implantation into different NMOS regions of the semiconductor substrate **2** may be performed under different conditions. In that case, the steps of forming the photoresist **25**, performing pocket implantation into an NMOS region of the semiconductor substrate **2**, performing extension implantation into the NMOS region of the semiconductor substrate **2**, and removing the photoresist **25** are repeated as many times as required.

A photoresist **28** is formed over the NMOS region of the semiconductor substrate **2** by photolithography. As illustrated in FIG. 1M, the gate pattern **21**, sidewall spacer **24**, and the photoresist **28** are used as a mask to apply pocket implantation and extension implantation to the PMOS region of the semiconductor substrate **2**. Here, co-implantation of a material such as C (carbon) or Ge (germanium) may be used. In this way, the sidewall spacer **24** functions as an offset for performing pocket implantation and extension implantation into the PMOS region of the semiconductor substrate **2**. If the step of forming the sidewall spacer **24** has been omitted, the gate pattern **21** and the photoresist **28** are used as a mask to perform the pocket implantation and extension implantation into the PMOS region of the semiconductor substrate **2**.

The pocket implantation into the PMOS region of the semiconductor substrate **2** is accomplished by implanting a pocket impurity into the PMOS region of the semiconductor substrate **2**. The pocket impurity to be implanted into the PMOS region of the semiconductor substrate **2** is an n-type impurity such as (arsenic) or Sb (antimony). For example, As (arsenic) ions may be implanted into the PMOS region of the semiconductor substrate **2** with an acceleration energy in the range from 25 keV to 40 keV at a tilt angle in the range from 20 degrees to 30 degrees with a dose in the range from $0.4 \times 10^{13} \text{ cm}^{-2}$ to $1 \times 10^{13} \text{ cm}^{-2}$ in four directions.

The extension implantation into the PMOS region of the semiconductor substrate **2** is accomplished by implanting an extension impurity into the PMOS region of the semiconductor substrate **2**. The extension impurity to be implanted into the PMOS region of the semiconductor substrate **2** is a p-type impurity such as boron (B). For example, B (boron) ions may be implanted into the PMOS region of the semiconductor substrate **2** with an acceleration energy of 0.5 keV with a dose in the range from $1.0 \times 10^{15} \text{ cm}^{-2}$ to $2 \times 10^{15} \text{ cm}^{-2}$.

The implantation of pocket impurity into the PMOS region of the semiconductor substrate **2** forms a pocket region **29** in the PMOS region of the semiconductor substrate **2** as illustrated in FIG. 1M. The implantation of extension impurity into the PMOS region of the semiconductor substrate **2** forms an extension region **30** in the PMOS region of the semiconductor substrate **2**.

ductor substrate **2** as illustrated in FIG. 1M. The pocket impurity ions are implanted into the PMOS region of the semiconductor substrate **2** deeper than the extension impurity implanted in the PMOS region of the semiconductor substrate **2**.

Ashing or a wet process using an agent such as SPM is performed to remove the photoresist **28** formed over the NMOS region of the semiconductor substrate **2**. Pocket implantation and extension implantation into different PMOS regions of the semiconductor substrate **2** may be performed under different conditions. In this case, the steps of forming photoresist **28**, performing pocket implantation into the PMOS regions of the semiconductor substrate **2**, performing extension implantation into the PMOS regions of the semiconductor substrate **2**, and removing the photoresist **28** are repeated as many times as required.

An insulating film **31** is formed to cover the semiconductor substrate **2**, the gate patterns **20**, **21**, and the sidewall spacers **23**, **24** as illustrated in FIG. 1N. That is, the sidewall film **31** is formed over the entire NMOS and PMOS regions of the semiconductor substrate **2**. For example, a SiN film may be deposited over the semiconductor substrate **2** to a thickness in the range from 20 nm to 40 nm by LPCVD at a low temperature of less than or equal to approximately 600° C. to form the insulating film **31**. If the step of forming the sidewall spacers **23** and **24** has been omitted, the insulating film **31** is formed to cover the semiconductor substrate **2** and the gate patterns **20** and **21**. The insulating film **31** may be exposed to an HF solution in a subsequent process step. The insulating film **31** may be made of SiN because SiN is highly resistant to solutions such as an HF solution.

As illustrated in FIG. 10, overall anisotropic etch back is applied to the insulating film **31** by RIE to form sidewall spacers **32** and **33**.

A photoresist **34** is formed over the PMOS region of the semiconductor substrate **2** by photolithography. As illustrated in FIG. 1P, the gate pattern **20**, the sidewall spacers **23**, **32**, and the photoresist **34** are used as a mask to perform buffer implantation into the NMOS region of the semiconductor substrate **2**. In this way, the sidewall spacer **32** functions as an offset film for buffer implantation into the NMOS region of the semiconductor substrate **2**. If the step of forming the sidewall spacer **23** has been omitted, the gate pattern **20**, the sidewall spacer **32**, and the photoresist **34** are used as a mask to perform buffer implantation into the NMOS region of the semiconductor substrate **2**.

The buffer implantation into the NMOS region of the semiconductor substrate **2** is accomplished by implanting a buffer impurity into the NMOS region of the semiconductor substrate **2**. The buffer impurity to be implanted into the NMOS region of the semiconductor substrate **2** is an n-type impurity such as (arsenic). For example, As (arsenic) ions may be implanted into the NMOS region of the semiconductor substrate **2** with an acceleration energy of 10 keV to 15 keV and a dose in the range from $1 \times 10^{15} \text{ cm}^{-2}$ to $5 \times 10^{15} \text{ cm}^{-2}$.

The buffer impurity implantation into the NMOS region of the semiconductor substrate **2** forms a buffer region **35** in the NMOS region of the semiconductor substrate **2** as illustrated in FIG. 1P. The buffer impurity is implanted into the NMOS region of the semiconductor substrate **2** deeper than the extension impurity implanted in the NMOS region of the semiconductor substrate **2**.

Ashing or a wet process using an agent such as SPM is performed to remove the photoresist **34** formed over the PMOS region of the semiconductor substrate **2**. Then, a photoresist **36** is formed over the NMOS region of the semiconductor substrate **2** by photolithography. The gate pattern **21**,

the sidewall spacers **24** and **33**, and the photoresist **36** are used as a mask to perform buffer implantation into the PMOS region of the semiconductor substrate **2**. In this way, the sidewall spacer **33** functions as an offset film for buffer implantation into the PMOS region of the semiconductor substrate **2**. If the step of forming the sidewall spacer **24** has been omitted, the gate pattern **21**, sidewall spacer **33**, and the photoresist **36** are used as a mask to perform buffer implantation into the PMOS region of the semiconductor substrate **2**.

The buffer implantation into the PMOS region of the semiconductor substrate **2** is accomplished by implanting a buffer impurity into the PMOS region of the semiconductor substrate **2**. The buffer impurity to be implanted into the PMOS region of the semiconductor substrate **2** is a p-type impurity such as B (boron). For example, B (boron) ions may be implanted into the PMOS region of the semiconductor substrate **2** with an acceleration energy in the range from 10 keV to 15 keV and a dose in the range from $1 \times 10^{15} \text{ cm}^{-2}$ to $5 \times 10^{15} \text{ cm}^{-2}$.

The buffer impurity implantation into the PMOS region of the semiconductor substrate **2** forms a buffer region **37** in the PMOS region of the semiconductor substrate **2** as illustrated in FIG. 1Q. The buffer impurity is implanted into the PMOS region of the semiconductor substrate **2** deeper than the extension impurity implanted in the PMOS region of the semiconductor substrate **2**.

Ashing or a wet process using an agent such as SPM is performed to remove the photoresist **36** formed over the NMOS region of the semiconductor substrate **2**. A cap film **38** is formed over the entire NMOS and PMOS regions of the semiconductor substrate **2**. For example, a SiO_2 film may be deposited by LPCVD over the semiconductor substrate **2** to a thickness of 50 nm at a low temperature lower than or equal to 550°C . to form the cap film **38**. If the step of forming the sidewall spacers **23** and **24** has been omitted, the cap film **38** is formed to cover the semiconductor substrate **2**, the gate patterns **20**, **21**, and the sidewall spacers **32** and **33**.

A photoresist **39** is formed over the NMOS region of the semiconductor substrate **2** by photolithography. As illustrated in FIG. 1R, the photoresist **39** is used as a mask to perform anisotropic etching of the cap film **38** in the PMOS region of the semiconductor substrate **2** by RIE to remove the cap film **38** from the PMOS region of the semiconductor substrate **2**. In this way, the photoresist **39** formed over the NMOS region of the semiconductor substrate **2** functions as a mask in removing the cap film **38** in the PMOS region of the semiconductor substrate **2**. The photoresist **39** may be selectively formed over multiple NMOS regions of the semiconductor substrate **2**. With this, the cap film **38** may be selectively removed from the multiple NMOS regions of the semiconductor substrate **2**.

Ashing or a wet process using an agent such as SPM is performed to remove the photoresist **39** formed over the NMOS region of the semiconductor substrate **2**. As illustrated in FIG. 1S, the gate pattern **21**, the sidewall spacers **24** and **33**, and the cap film **38** are used as a mask to perform anisotropic etching of the PMOS region of the semiconductor substrate **2** by RIE to form a trench **40** in the PMOS region of the semiconductor substrate **2**.

As illustrated in FIG. 1T, the trench **40** formed in the PMOS region of the semiconductor substrate **2** is horizontally extended by wet etching. That is, the trench **40** formed in the PMOS region of the semiconductor substrate **2** is processed by wet etching so that the sidewall of the trench **40** is shaped like a letter E. The trench **40** formed in the PMOS region of the semiconductor substrate **2** is shaped in this way in order to efficiently apply a strain to the channel in the PMOS region of

the semiconductor substrate **2**. The shaping of the trench **40** formed in the PMOS region of the semiconductor substrate **2** may be performed as required. Therefore the step of shaping of the trench **40** formed in the PMOS region of the semiconductor substrate **2** may be omitted.

SiGe (silicon germanium) is selectively epitaxially grown in the trench **40** formed in the PMOS region of the semiconductor substrate **2**. By epitaxially growing SiGe in the trench **40** formed in the PMOS region of the semiconductor substrate **2**, a SiGe layer **41** is formed in the PMOS region of the semiconductor substrate **2** as illustrated in FIG. 1U. During the epitaxial growth of SiGe, the PMOS region of the semiconductor substrate **2** may be in situ doped with B (boron). If the PMOS region of the semiconductor substrate **2** is in-situ doped with B (boron) in the silicon germanium layer **41** forming process, the step of performing buffer implantation into the PMOS region of the semiconductor substrate **2** may be omitted.

Because the lattice constant of $\text{Si}_{1-x}\text{Ge}_x$ ($x=0.1$ to 0.3) is greater than that of Si, a compressive strain is caused in the depth direction and a tensile strain is caused in the horizontal direction. As a result, the compressive strain is applied along the channel direction, which increases the hole mobility. The width of the sidewall spacer **33** is set so that a desired distance between the silicon germanium layer **41** and the channel is provided. In order to suppress the growth of SiGe on the gate pattern **21**, an insulating film of a material such as SiO_2 may be formed over the gate pattern **21** before SiGe is epitaxially grown.

By a wet process using an HF solution, the cap film **38** is removed from the PMOS region of the semiconductor substrate **2**. An insulating film **42** is formed over the entire NMOS and PMOS regions of the semiconductor substrate **2** as illustrated in FIG. 1V. For example, a SiO_2 film may be deposited over the semiconductor substrate **2** by LPCVD at a temperature equal to or less than 550°C . to a thickness of 50 nm to form the insulating film **42**. If the step of forming the sidewall spacers **23** and **24** has been omitted, the insulating film **42** is formed to cover the semiconductor substrate **2**, gate patterns **20**, **21**, and the sidewall spacers **32**, **33**. Because the insulating film **42** is removed in a subsequent process step, the sidewall film **42** is preferably formed of SiO_2 film, which may be removed with an HF solution.

As illustrated in FIG. 1W, overall anisotropic etch back is applied to the insulating film **42** by RIE to form sidewall spacers **43** and **44**.

A photoresist **45** is formed in the PMOS region over the semiconductor substrate **2** by photolithography. As illustrated in FIG. 1X, the gate pattern **20**, the sidewall spacers **23**, **32**, **43**, and the photoresist **45** are used as a mask to perform deep-source-drain (SD) impurity implantation into the NMOS region of the semiconductor substrate **2**. In this way, the sidewall spacer **43** functions as an offset film in deep-SD impurity implantation into the NMOS region of the semiconductor substrate **2**. If the step of forming the sidewall spacer **23** has been omitted, the gate pattern **20**, the sidewall spacers **32** and **43**, and the photoresist **45** are used as a mask to perform the deep-SD impurity implantation into the NMOS region of the semiconductor substrate **2**. The distance between the deep-SD region **46** and the end of the gate pattern **20** may be controlled by the widths of the sidewall spacers **43**, **23** and **32**. In the present embodiment, an offset between the deep-SD region **46** and the end of the gate pattern **20** in the NMOS region may be set by the provision of the sidewall spacer **43**, independently of an offset between the silicon germanium layer **41** and a channel region in the PMOS region.

The deep-SD impurity implantation into the NMOS region of the semiconductor substrate **2** is accomplished by implanting a deep-SD impurity into the NMOS region of the semiconductor substrate **2**. The deep-SD impurity to be implanted into the NMOS region of the semiconductor substrate **2** is an n-type impurity such as P (phosphorus). For example, P (phosphorus) ions may be implanted into the NMOS region of the semiconductor substrate **2** with an acceleration energy in the range from 5 keV to 10 keV and a dose in the range from $1 \times 10^{15} \text{ cm}^{-2}$ to $5 \times 10^{15} \text{ cm}^{-2}$.

The deep-SD impurity implantation into the NMOS region of the semiconductor substrate **2** forms the deep-SD region **46** in the NMOS region of the semiconductor substrate **2** as illustrated in FIG. 1X. Since the deep-SD impurity is implanted into the NMOS region of the semiconductor substrate **2** deeper than the extension impurity implanted in the NMOS region of the semiconductor substrate **2**, the deep-SD region **46** extends to a depth deeper than the extension region **27**. In other words, since the extension impurity is implanted into the NMOS region of the semiconductor substrate **2** shallower than the deep-SD impurity implanted in the NMOS region of the semiconductor substrate **2**, the extension region **27** is formed to a depth shallower than the deep-SD region **46**.

Since the deep-SD impurity is implanted into the NMOS region of the semiconductor substrate **2** deeper than the buffer impurity implanted in the NMOS region of the semiconductor substrate **2**, the deep-SD region **46** extends to a depth deeper than the buffer region **35**. In other words, since the buffer impurity is implanted into the NMOS region of the semiconductor substrate **2** shallower than the deep-SD impurity implanted in the NMOS region of the semiconductor substrate **2**, the buffer region **35** is formed to a depth shallower than the deep-SD region **46**.

A photoresist **47** is formed over the NMOS region of the semiconductor substrate **2** by photolithography as illustrated in FIG. 1Y. The gate pattern **21**, sidewall spacers **24**, **33**, and **44** and the photoresist **47** are used as a mask to implant a deep-SD impurity into the epitaxial layer **41** in the PMOS region of the semiconductor substrate **2**. For example, B (boron) ions may be implanted as the deep-SD impurity into the PMOS region of the semiconductor substrate **2**.

The sidewall spacer **44** functions as an offset film for deep-SD impurity implantation into the PMOS region of the semiconductor substrate **2**. If the step of forming the sidewall spacer **24** has been omitted, the gate pattern **21**, sidewall spacers **33** and **44**, and the photoresist **47** are used as a mask to implant the deep-SD impurity into the PMOS region of the semiconductor substrate **2**.

If the PMOS region of the semiconductor substrate **2** has been doped in situ with B (boron) in the step of forming the epitaxial layer **41**, the deep-SD impurity may not be implanted into the PMOS region of the semiconductor substrate **2** in addition. However, even if the PMOS region has been doped in situ with B (boron) in the step of forming the epitaxial layer **41**, the PMOS region of the semiconductor substrate **2** may be further implanted with the deep-SD impurity in order to reduce bonding leakage or adjust bonding capacity.

An example in which multiple NMOS regions adjacent to each other are formed and an example in which multiple PMOS regions adjacent to each other are formed will be described. FIGS. 2A to 2D illustrate an example in which two adjacent NMOS regions are formed in a semiconductor substrate **2**. FIGS. 3A to 3D illustrate an example in which two adjacent PMOS regions are formed in a semiconductor substrate **2**.

Sidewall spacers **43** and **44** are formed by forming an insulating film **42** over the entire NMOS and PMOS regions of the semiconductor substrate **2** and applying overall anisotropic etch back to the insulating film **42** as described above. In the etching step for forming the sidewall spacers **43** and **44**, the width of the insulating film remaining as the sidewall spacers depends on the gate pitch. The smaller the gate pitch is, the smaller the width of the sidewall spacer will be.

If the pitch between gate patterns **20A** and **20B** is small as illustrated in FIG. 2A, the width of the sidewall spacer **43** formed between the gate patterns **20A** and **20B** may be small. The region between gate patterns **20A** and **20B** where the width of a sidewall spacer **43** formed between the gate patterns **20A** and **20B** will be small is herein referred to as a “narrow pitch region”.

As illustrated in FIG. 2B, if the pitch between the gate patterns **20A** and **20B** is larger than the gate pitch illustrated in FIG. 2A, the width of the sidewall spacer **43** formed between the gate patterns **20A** and **20B** will not be small. The region between gate patterns **20A** and **20B** where the width of a sidewall spacer **43** formed between the gate patterns **20A** and **20B** is not small is herein referred to as a “wide pitch region”.

In order to suppress the short-channel effect of a MOS transistor, it is important to set the width of the sidewall spacer **43** to a proper value. For example, if a deep-SD impurity is implanted into an NMOS region in a narrow pitch region of the semiconductor substrate **2** under the same conditions for deep-SD impurity implantation into an NMOS region in a wide pitch region of the semiconductor substrate **2**, the short-channel characteristics will degrade because the width of the sidewall spacer **43** in the narrow pitch region is small.

In the present embodiment, if the region between gate patterns **20A** and **20B** is a narrow pitch region as illustrated in FIG. 2C, sidewall spacers **43B** and **43C** in the narrow pitch region are formed in such a manner that sidewall spacers **43B** and **43C** are in contact with each other. By forming the sidewall spacers **43B** and **43C** in the narrow pitch region in contact with each other, deep-SD impurity implantation into the narrow pitch region of the semiconductor substrate **2** may be reduced. As a result, degradation of the short-channel characteristics may be reduced. Although the deep-SD region **46** is not formed in a region where a narrow-pitch gate pattern **20** is formed as illustrated in FIG. 2C, the resistance of the source-drain region may be reduced because a buffer region **35**, which is an impurity diffusion region, is formed.

Thus, an NMOS region of the semiconductor substrate **2** where a deep-SD impurity is not implanted may be used for a circuit, for example an SRAM, for which the short-channel effect has higher priority than a driving current.

If the pitch between gate patterns **20A** and **20B** is large enough as illustrated in FIG. 2D, a deep-SD impurity may be implanted into the NMOS region of the semiconductor substrate **2** even if sidewall spacers **43B** and **43C** are formed.

If the pitch between gate patterns **21A** and **21B** is small as illustrated in FIG. 3A, the width of the sidewall spacer **44** formed between the gate patterns **21A** and **21B** will be small.

If the pitch between gate patterns **21A** and **21B** is large enough as illustrated in FIG. 3B, the width of the sidewall spacer **44** formed between the gate patterns **21A** and **21B** will not be small.

In order to reduce the short-channel effect, it is important to set the width of the sidewall spacer **44** to a proper value. For example, if a deep-SD impurity is implanted into a PMOS region of the semiconductor substrate **2** in a narrow pitch region under the same conditions for deep-SD impurity implantation into a PMOS region of the semiconductor sub-

11

strate 2 in a wide pitch region, the short-channel characteristics will degrade because the width of the sidewall spacer 44 in the narrow pitch region is small.

Therefore, if the pitch between gate patterns 21A and 21B is not large enough, sidewall spacers 43B and 44C are formed in contact with each other as illustrated in FIG. 3C in the present embodiment. That is, if the region between gate patterns 21A and 21B is a narrow pitch region, the sidewall spacers 44B and 44C in the narrow pitch region are formed in contact with each other. By forming the sidewall spacers 44B and 44C in the narrow pitch region so that the sidewall spacers 44B and 44C are in contact with each other, deep-SD impurity implantation into the narrow pitch region of the semiconductor substrate 2 may be reduced. As a result, degradation of the short-channel characteristics may be reduced.

If the pitch between gate patterns 21A and 21B is large enough as illustrated in FIG. 3D, a deep-SD impurity may be implanted into the PMOS region of the semiconductor substrate 2 even if sidewall spacers 44A and 44B are formed.

In FIG. 4A, horizontal axis shows overetching rate (%) of sidewall film 31, and vertical axis shows resulting width of sidewall spacers 32 and 33. In FIG. 4A, the symbol ○ represents data on a wide pitch region and □ represents data on a narrow pitch region. The sidewall films 31 in the wide and narrow pitch regions were etched under the same conditions.

As illustrated in FIG. 4A, under the same conditions, the resulting widths of the sidewall spacers 32 and 33 in the narrow pitch region is smaller than those of the sidewall spacers 32 and 33 in the wide pitch region.

In FIG. 4B, horizontal axis shows overetching rate (%) of sidewall film 42, and vertical axis shows resulting width of sidewall spacers 43 and 44. In FIG. 4B, the symbol ○ represents data on a wide pitch region and □ represents data on a narrow pitch region. The sidewall films 42 in the wide and narrow pitch regions were etched under the same conditions.

As illustrated in FIG. 4B, under the same conditions, the resulting widths of the sidewall spacers 43 and 44 in the narrow pitch region is smaller than those of the sidewall spacers 43 and 44 in the wide pitch region.

FIGS. 5A to 5I illustrate a process for fabricating the semiconductor device continued from FIG. 1Y. The photoresist 47 formed over the NMOS region of the semiconductor substrate 2 is removed by ashing or a wet process using an agent such as SPM. Then spike annealing is applied to the semiconductor substrate 2 in order to activate the impurity implanted in the NMOS and PMOS regions of the semiconductor substrate 2. The spike annealing is performed at 1050° C., for example. In order to further activate the impurity implanted in the NMOS and PMOS regions of the semiconductor substrate 2 and to reduce abnormal diffusion of the impurity, flashlamp annealing or laser spike annealing may be applied at a temperature higher than or equal to 1150° C. for a millisecond time in addition.

The sidewall spacer 43 in the NMOS region of the semiconductor substrate 2, the sidewall spacer 44 in the PMOS region of the semiconductor substrate 2, and the native oxide film on the surface of the silicon substrate 2 are removed by a wet process using an HF solution. As illustrated in FIG. 5A, a silicide 48 such as NiSi_x is formed over the gate patterns 20 and 21, the buffer region 35, the deep-SD region 46, and the epitaxial layer 41. Before forming the silicide 48, the sidewall spacers 43 and 44 are removed.

In order to increase the electron mobility in the NMOS, or as an etching stopper in formation of a contact hole, a tensile film 49 having a tensile stress is formed over the entire NMOS and PMOS regions of the semiconductor substrate 2. For example, SiN film may be deposited over the semiconductor

12

substrate 2 by PECVD to a thickness in the range from 30 nm to 100 nm to form the tensile film 49.

A photoresist 50 is formed over the NMOS region of the semiconductor substrate 2 by photolithography. As illustrated in FIG. 5B, the photoresist 50 is used as a mask to anisotropically etch the tensile film 49 in the PMOS region of the semiconductor substrate 2 by RIE to selectively remove the tensile film 49 from the PMOS region of the semiconductor substrate 2. The photoresist 50 may be selectively formed over multiple NMOS regions of the semiconductor substrate 2. With this, the tensile film 49 in the multiple NMOS regions of the semiconductor substrate 2 may be selectively removed.

The photoresist 50 formed over the NMOS region of the semiconductor substrate 2 is removed by ashing or a wet process using an agent such as SPM. In order to increase the hole mobility in the PMOS region, or as an etching stopper in formation of a contact hole, a compressive film 51 having a compressive stress is formed over the entire NMOS and PMOS regions of the semiconductor substrate 2. For example, SiN film may be deposited over the semiconductor substrate 2 by PECVD to a thickness in the range from 30 nm to 100 nm to form the compressive film 51.

A photoresist 52 is formed over the PMOS region of the semiconductor substrate 2 by photolithography. As illustrated in FIG. 5C, the photoresist 52 is used as a mask to anisotropically etch the compressive film 51 in the NMOS region of the semiconductor substrate 2 by RIE to selectively remove the compressive film 51 from the NMOS region of the semiconductor substrate 2. The photoresist 52 may be selectively formed over multiple PMOS regions of the semiconductor substrate 2. With this, the compressive film 51 in the multiple PMOS regions of the semiconductor substrate 2 may be selectively removed.

As illustrated in FIG. 5D, an interlayer insulating film 53 is formed over the tensile film 49 and the compressive film 51. For example, SiO₂ film may be deposited over the tensile film 49 and the compressive film 51 by CVD from TEOS to a thickness in the range from 0.5 μm to 0.7 μm to form the interlayer insulating film 53.

The interlayer insulating film 53 is planarized by CMP. A contact hole pattern is formed over the interlayer insulating film 53 by photolithography. As illustrated in FIG. 5E, the interlayer insulating film 53 is etched by RIE to form contact holes 54 in the interlayer insulating film 53.

A diffusion barrier having a multilayer structure of TiN and Ti is formed in the contact holes 54. Then, the contact holes 54 are filled with W (tungsten) and W (tungsten) is deposited over the interlayer insulating film 53 by CVD, for example. The W over the interlayer insulating film 53 is polished by CMP. W is left only in the contact holes 54 to form W plugs 55 as illustrated in FIG. 5F.

In order to form an interconnect trench for a first interconnect to be formed by a damascene process, a first interconnect interlayer insulating film 56 is formed over the interlayer insulating film 53 and the W plugs 55 as illustrated in FIG. 5G. The first interconnect interlayer insulating film 56 is an oxide film or a low-dielectric-constant insulating film, for example. A wiring pattern is formed over the first interconnect interlayer insulating film 56 by photolithography.

As illustrated in FIG. 5H, the wiring pattern formed over the first interconnect interlayer insulating film 56 is used as a mask to anisotropically etch the first interconnect interlayer insulating film 56 by RIE to form interconnect trenches 57.

The interconnect trenches 57 are filled with a barrier metal and Cu (copper) and the barrier metal and Cu are deposited over the first interconnect interlayer insulating film 56. As illustrated in FIG. 5I, the barrier metal and Cu on the first

13

interconnect interlayer insulating film **56** is polished by CMP to form a copper interconnect **58**, which is a first interconnect.

For example, if the gate pitch of adjacent NMOS regions is in the range from 140 nm to 180 nm, the sidewall spacers **43** in the adjacent NMOS regions may be formed in contact with each other to reduce a deep-SD impurity from being implanted into the NMOS regions of the semiconductor substrate **2**. In this case, the sidewall spacers **43** in the adjacent NMOS regions with a gate pitch in the range from 140 nm to 180 nm may be formed in contact with each other by controlling the conditions under which the sidewall film **42** is formed. This applies to adjacent PMOS transistors as well.

Whether the space between gate patterns in adjacent NMOS regions is to be filled or not is determined based on the gate pitch of the NMOS regions. However, in practice, the gate height is also related and therefore whether the space between gates in adjacent NMOS regions is to be filled or not may be determined by the aspect ratio (AR) of the gate height to gate pitch. For example, in a narrow pitch region with an aspect ratio of 0.4 or less, the widths of sidewalls may be designed so that the space between the gates of adjacent NMOS regions is filled. In a narrow pitch region with an aspect ratio greater than 0.4, the width of side walls may be designed so that the space between gates of the adjacent NMOS regions is not filled. This applies to adjacent PMOS transistors as well.

The present embodiments have been described with respect to an example in which an n-type impurity is implanted in the gate polysilicon **9** in NMOS regions. However, the step of implanting an n-type impurity in the gate polysilicon **9** in NMOS regions may be omitted because the n-type impurity has been implanted in the gate pattern **20** in the step of implanting the deep-SD impurity in the NMOS regions of the semiconductor substrate **2**.

The present embodiments have been described with respect to an example in which a p-type impurity is implanted in the gate polysilicon **9** in PMOS regions. However, if the step of implanting a deep-SD impurity into the PMOS regions of the semiconductor substrate **2** is performed, the p-type impurity is also implanted in the gate pattern **21** and therefore the step of implanting the p-type impurity into the gate polysilicon **9** in the PMOS regions may be omitted.

The sidewall spacers **43** and **44** are removed after the impurity implanted in the semiconductor substrate **2** is activated by heat treatment in the present embodiments. The present invention is not limited to the present embodiments, the impurity implanted in the semiconductor substrate **2** may be activated by heat treatment after the sidewall spacers **43** and **44** are removed. Semiconductor devices and methods for fabricating the semiconductor devices according to the present embodiments include a semiconductor device having multilayer interconnections and a method for fabricating the semiconductor device.

All examples and conditional language recited herein are intended for pedagogical purposes to aid the reader in understanding the invention and the concepts contributed by the inventor to furthering the art, and are to be construed as being without limitation to such specifically recited examples and conditions, nor does the organization of such examples in the specification relate to a showing of the superiority and inferiority of the invention. Although the embodiments of the present inventions have been described in detail, it should be understood that the various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the invention.

14

What is claimed is:

1. A method of manufacturing a semiconductor device comprising:

forming a first gate pattern and a second gate pattern adjacent to the first gate pattern in a first region of a semiconductor substrate;

forming a third gate pattern in a second region of the semiconductor substrate;

forming a first sidewall spacer on a sidewall of the first gate pattern, a second sidewall spacer on a sidewall of the second gate pattern, and a third sidewall spacer on a sidewall of the third gate pattern;

forming a first impurity region between the first gate pattern and the second gate pattern, a second impurity region opposite to the first impurity region across the first gate pattern, and a third impurity region opposite to the first impurity region across the second gate pattern, by implanting a first impurity into the first region of the semiconductor substrate using the first gate pattern, the first sidewall spacer, the second gate pattern, and the second sidewall spacer as a mask;

forming a fourth impurity region on both sides of the third gate pattern by implanting a second impurity into the second region of the semiconductor substrate using the third gate pattern and the third sidewall spacer as a mask;

etching the semiconductor substrate in the second region using the third gate pattern and the third sidewall spacer as a mask to form a trench;

forming a semiconductor layer in the trench;

after forming the semiconductor layer, depositing a first insulating film over the first region and the second region;

etching the first insulating film to form a fourth sidewall spacer on a side surface of the first sidewall spacer, a fifth sidewall spacer on a side surface of the second sidewall spacer, and a sixth sidewall spacer on a side surface of the third sidewall spacer in such a manner that the fourth sidewall spacer and the fifth sidewall spacer are in contact with each other between the first gate pattern and second gate pattern;

forming a fifth impurity region adjacent to the second impurity region and a sixth impurity region adjacent to the third impurity region by implanting a third impurity into the first region of the semiconductor substrate using the first gate pattern, the first sidewall spacer, the fourth sidewall spacer, the second gate pattern, the second sidewall spacer, and the fifth sidewall spacer as a mask, so that the fourth sidewall spacer and the fifth sidewall spacer which are in contact with each other block the third impurity to be implanted into the first impurity region between the first gate pattern and the second gate pattern;

forming a seventh impurity region on both sides of the third gate pattern by implanting a fourth impurity into the second region of the semiconductor substrate using the third gate pattern, the third sidewall spacer and sixth sidewall spacer as a mask; and

after implanting the third impurity and implanting the fourth impurity, removing the fourth sidewall spacer, the fifth sidewall spacer, and the sixth sidewall spacer.

2. The method according to claim 1, further comprising: after removing the fourth sidewall spacer, the fifth sidewall spacer, and the sixth sidewall spacer, forming a silicide in the first region and the second region of the semiconductor substrate.

3. The method according to claim 1, wherein the semiconductor layer includes SiGe.

15

4. The method according to claim 3, wherein the first gate pattern and the second gate pattern are gate electrodes of an N-type MOS transistor, and the third gate pattern is a gate electrode of a P-type MOS transistor.

* * * * *

5

16